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INTRODUCTION
The main object of the project will be to establish a Microcomputer
based system which will be able to diagnose a faulty digital system by
pumping a known "bit pattern" into the digital system, recording the system
response at various "strategic points" in a "good" system, and then comparing
the same response in a "faulty" system, and then diagnosing the faulty
component.
The proposed "Diagnostic System" must have the following
capabilities:
1. It should be capable of generating test patterns.
2. It should be able to apply the patterns to a "client" system
and collect responses and store them.
3. It should be able to compare the patterns of a "good" system to
a "faulty" one, diagnose the faulty system and detect the faulty element.
4. Finally, the system should be able to diagnose itself, before
proceeding to diagnose a faulty system.
FIG. 1 
A Simplified Block Diagram of the Diagnostic System
CHAPTER 1
FAULTS IN DIGITAL CIRCUITS
The prime requirement of a digital system is the ability to operate
correctly over a sufficiently long period of time. This requirement becomes
stringent in communication systems and computers that operate in real time.
To meet this requirement the system has to be tested from time to time to
determine if it is functioning properly. The fault, if any, should be
detected and the faulty unit should be repaired or replaced.
The set of tests used should be complete and should be capable of
detecting any fault that is likely to occur.
The set should be made as small as possible in order to minimize the
time required for this maintenance function.
The number of tests required will obviously depend on the type of
circuit involved. Redundant circuits where faults are masked should also be
considered in the tests.
Digital circuits are normally divided into two basic classes:
1. Combinational Circuits
2. Sequential Circuits
A Combinational Circuit has no feedback loops. A Combinational
function Z i of a set of variable (y i ,y2---yn) depends only on the present
value of inputs, i.e., Zi = fi(y1,y2--- 	 yn). A Combinational Circuit can
be represented by Truth table, Karnaugh map, etc.
In a Sequential Circuit the output not only depends on present values of
input but also on the past values of the input. The past values of the inputs
are represented by the internal status of the Sequential Circuit.
Two different models of sequential machines have been presented
by Mealy and Moore.
In the Mealy machine the output at any time is dependent on the
input and internal state at that time, and in the Moore machine the output
is a function of only the internal state.
Brief Survey of Different Methods Used for Test Derivation for Combinational
Circuits
The faults will be of the following types:
I. Stuck at zero (s-a-0)
2. Stuck at one 	 (s-a-l)
Truth Table Method
This method compares the truth tables of normal and faulty circuits.
Suppose that the inputs to a combinational circuit are x 1 ,x2---xn and outputs
are Z1,Z2----Zm where Zi = fi (x1,x2---x n ), i = l, 2---m. For a set of
faults F and any fault d F, let Z di = fdi(x1,x2---xn) be the value of the ith
output when the fault d is present. Then an input vector x j = (xj1, xj2---xjn)
is a test for detecting the fault d if and only if
fi (xj)+fdi(xj) = 1 for some i, 1 ≤ i ≤ m where + represents the
Exclusive - or Operator.
Method of Boolean Differences
The Boolean difference of a Function F(x1 ,x2---x n ) with respect to
one of its inputs xi (denoted a dF(x)/dxi) is defined as:
2.
The Boolean difference is not a derivative but a notation.
dF(x)/dx i = 0, means that F is independent of xi ,
and dF(x)/dxi = 1, means that input affects output.
The set of tests for a fault on xi can be represented by the following:
For example, consider the circuit shown in Fig. 2.
Fig. 2
The output F for the above circuit is given by:
Now the test for h s-a-0 would be:
And test for h s-a-1 would be:
Path Sensitizing 
Derivation of the test using Path Sensitizing is established by
assigning a value opposite to the fault condition. A value of "l" is
assigned to a terminal with s-a-0 fault and a "0" for a s-a-1 fault. A
path is chosen from the fault to one of the output terminals. The inputs
to the gates along this path are assigned values so as to propogate any
change on the faulty terminal along the chosen path to the output terminal.
3.
The path is now said to be sensitized. 0ne or more tests for detecting
the fault are obtained by determining network inputs which will produce
the desired values on the gate inputs along the sensitized path. If a
unique set of inputs is not obtained, the process is repeated and a
different path is chosen for sensitizing.
D-Algorithm
The symbol D is used to represent a signal that is 1 in the normal
circuit and 0 in the faulty circuit. The symbol D is used to represent the
signal which is normally 0 and 1 when faulty. And in using D-Algorithm, the
OR and AND functions can be represented by tables shown in Fig. 2a and Fig. 2b.
+ 0 	 1 D D-
0 0 1 D D-
1 1 1 1 1
D 0 1 D 1
D- D- 1 1 D-
OR - Function
Fig. 2a
Input functions are read on the row and column sides of the tables
within the bold lines. The tables shown are only good for two input gates.
The mid part of the table defines the output in D-Algorithm. For example
input of "0" and "D" will cause the output to be "D" for the OR-function




0 0 f 	 0 0
1 0 1 D TY
0 0 D D 0
D 0 D 0
AND - Function
Fig. 2b
Using the D-Algorithm one should identify two special types of inputs
to a logic block.
The first type consists of those inputs which cause the output of
the block to be different (assuming single output blocks) from its normal
value and these inputs are called PRIMITIVE D-Cubes of the fault.
And in case the fault propagates to the output, i.e, assuming that
the output depends on more than one input, the inputs are called
PROPAGATION D-Cubes of a block.
For example, if the output lead of a NOR gate is s-a-1, then inputs
of 0 to both inputs will cause a 1 output instead of O. This can be represented
by the following D-Cube of the fault:
Fig. 3- 7 -D-Cube Fault
Diagnosing Tree 
The diagnosing tree is a direct graph whose'nodes are tests. The
outgoing branches from a node represent the dffferent outcomes of the
particular test. For a single output circuit, there will be only two
branches:
(a) Success of the Test
(b) Failure of the Test
And the branches will be labelled so. The diagnosing tree is continued until
there is at most one fault associated with each branch.
Example:
Let three tests T1 ,T 2 and T3 be used for distinguishing between four possible
faults in a circuit.
6.
Fig. 4---Diagnosing Tree
In this example f1,f2,f3 and f4 are four faults picked up with test T 1 ,T 2 and
T3 . Note that MINIMIZATION can be affected in this method. Test T 1 and T 2
both detect fault f 1 , therefore T 1 test is redundant. And, therefore, the
Fig. 5---Reduced Tree
Brief Survey of Different Methods Used for Test Derivation for Sequential 
Circuits
In a sequential circuit the outputs are dependent not only
on its inputs but also on its INTERNAL STATE. The internal state is
represented by the combination of signals on feedback leads. The
derivation of fault-detection and diagnostic tests for sequential
circuits is complicated by the fact that the state signals are usually
neither observable nor directly controllable. Two approaches are
normally useful:
1. Circuit---Testing Approach
The normal and faulty machines are assumed to operate in a
synchronous manner, i.e., there are no races or hazards
7.
Example:
Let Mo represent the Flow Table for a normal circuit and Ma1 of the faulty
circuit where one of the leads a is stuck at 1. Now let a test sequence T be
applied to Mo. We get four different output sequences depending on the initial
state. And the same test when applied to Ma1 will lead to different outputs.
If T starts with 0, the first output will be 0 for all sequences
under consideration except Mo initial state D. Thus this sequence is
distinguished from all the Mal sequences. If the second input is a 1, the
output will be 0 for all sequences except Mo, initial state C. It remains
to distinguish Mo initial state A or B from the four Ma 1 sequences. If the
next two inputs are 10, only the sequence generated by Mo with initial state
B produces an 11 output. Finally, if the fifth input is 1, the sequence
from Mo initial state A produces a 1 output while all of the Ma 1 sequences
produce an 0 output. Thus the test sequence T = 01101 detects a s-a-1.































Fig. 7---Detection of s-a-1 Fault
Successor Tree 
A minimal length sequence can be found by exhaustively examining all
sequences of length 1,2,3 until we find a sequence which detects all faults.
This can be done by constructing a Successor
Tree as shown on the right-hand side.
Machines Mo and Mal are both started in state A.
X indicates that the output of the faulty
machine is no longer of interest since it was
detected prior to this state. From the.
Successor Tree it is seen that only input
sequence of length four can distinguish Mal
from Mo when they start at state A with either
sequence 1110 and 1101, being suitable.
Limitation of Conventional Techniques
All the methods described so far in this chapter are classical
methods and there are some large machines and test facilities which do use
these techniques. However, to use these techniques for a very complex
L.S.I. (Large Scale Integration) is not practical. As packaging density
increases fewer test points become available and the data streams at the
available test points become complex and such techniques will not lead to
a quick resolution of the problem. All the classical methods have at
least one shortcoming. Some do not test a realistic set of input conditions,
while others perform well at detecting logical errors and stuck nodes but
fail to detect timing related problems. Therefore, for a complex data
stream, "compression" of data becomes essential.
One method for compression of data for a "multiple - bit burst" into
a form that can be handled easily by a microprocessor-based tester, is based
9.
on "transition counting." The other method borrowed from the
telecommunication field is the CRC (cyclic redundancy check code) a sort of
checksum produced by a pseudorandom binary sequence (PRBS) generator.
The CRC method has the main advantage that the tester does not have
to know how the particular digital circuit works; only the designer of the
test itself need know the details. In classical: systems the troubleshooter




Using a known input signal, a Signature Analysis System generates
a unique coded presentation at each point in a digital circuit. These
responses are noted for a circuit which has no defects. If and when the
circuit becomes defective, these points are again checked and defective
nodes isolated. The resolution of this technique is excellent and can
lead to a chip-level fault detection.
The difference between signature analysis and other techniques,
such as transition counting, lies in the "coding" technique. The signature
of a data stream is a 4-digit display of what is left in a 16 bit serial-in,
parallel-out shift register (one with a specific feedback path) after the
data stream has been clocked through the register. This signature is
unique to the data stream, regardless of its length. Any change in the
stream, so long as it continues past one clock edge, changes the signature.
Therefore, in short, this is the essence of signature analysis.
The remainder of this chapter will be dedicated to the theoretical
aspects of signature analysis.
Signature Analysis Formal Definition 
In short signature analysis is a technique that uses cyclic
redundancy check (CRC) code, a cyclic hashsum, produced by pseudorandom
binary sequence (PRBS) generator.
PRBS Sequence 
A pseudorandom binary sequence is a pattern of binary ones and zeros
that appear to be random, but has a very long period. After some sequential
length the pattern repeats itself. The random-like sequence is statistical
in nature but is predictable.
12.
Fig. 9---PRBS Generator
A PRBS generator can be constructed by an exclusive - 0R gate or
a Modulo-2 adder, and Memory Elements such as D-type flip-flops. The
flip-flops are connected in cascade to form a shift register. The output
of these flip-flops is then fed back through the exclusive - QR gate to
the Shift Register. This arrangement will then produce a pseudorandom
binary sequence. By properly choosing feedback taps, maximum length
linear sequences can be produced.
A shift register may be described using a transform K operator,
multiplying by which is equivalent to delaying data by one unit of time.
Redefining the delayed data by:
0ne has the feedback equation of Fig. 9 as:
which may be written as:
Since the feedback taps were implemented at delays of four clock cycles
(F/F 4) and one clock cycle (F/F 1).
13.
Now when the feedback shift register shown in Fig. 9 is provided
with an external input, data can be overlaid on the PRBS generated by the
circuit. Feeding data into a PRBS generator is the same as dividing the
data by the characteristic polynomial of the generator.
Error Detection by PRBS Generator
Now different input sequences fed to the same PRBS generator will
produce very different output sequences even though the input sequences
may differ only by one bit. If the generators are now stopped at any time
and the patterns remaining in the flip-flops are compared, they will also
show different states. These remainder patterns are called "Signatures."
This shows the effect of an error sequence when added to a data stream.
even when the error occurs only once in a long measurement window.
Therefore we have now found a simple "data compression algorithm"
which could be used to detect errors in a synchronous digital circuit.
Tap Selection of PRBS Generator
The Signature for this project consists of a four-character display
for a 16-bit register. The tap selection for the feedback can be
accomplished 2 16/2.24 or 2048 different ways. We will be using a feedback
equation of:
T(X) = X16 + X12 + X9+ X7+ 1
The polynomial scatters missed errors as much as possible. This arrangement
also avoids evenly spaced taps at four or eight bits apart
Fig. 10
Selection of TAP for V(X) = x16 	 X12 4. X9 	
4. 1
Pseudorandom Binary Sequence (PRBS) Generator 
As discussed before the PRBS generator for this project is nothing
more than a 16-bit Shift Register with feedback taps at positions 7, 9, 12
and 16 of the Register Bits. An exclusive - OR gate is inserted between the
input Bit Stream and these taps. At the end of the Bit Stream the Shift
Register is frozen and the Signature read.
The following figure illustrates the Shift Register arrangement
along with an example of the Signature obtained for a known Bit Steam.
14.
Fig. 11
20-Bit Sequence Generating a Signature
15.
Figure 11 shows how the Register generates a Signature from a
	
20-bit sequence 11111100000111111111. 	 Initially (time 0 through 7) the
Register acts merely as a Shift Register. At time 7, the first 1 of the
input sequence has reached the first feedback tap (tap 1). It is fed back
and mixed with the input 0, with the result that a "1," not a "0," is next
clocked into the Register (time 8). This behavior continues until the end
of the measurement. At time 20 a residue of 16 bits 1101100101010011
is all that is left from the 20-bit sequence. This residue is the
Signature and will be displayed as H953 in a hexadecimal format using
(0123456789ACFHPU) arrangement since these characters are easy to display
on 7-segment displays rather than normal hexadecimal characters which will
require alphanumeric display.
Probability of Error Detection in Signature Analysis 
Assume Y is a data stream of n bits. Let S be a K-bit, PRBS
generator and S -1 be its inverse (i.e., SS -1 = 1). Let Q be a quotient
and R the remainder.
Then 	 S(Y) = Q(Y) 2 K + R(Y) 	 (1)
Now assume another n-bit sequence Z that is not the same as Y
and therefore differs by a n-bit Error Sequence E.
Then 	 Z = Y + E
Also 	 S(Z) = Q(Z).2 K + R(Z)
So 	 S(Y + E) = Q(Y + E).2n + R(Y + E)
Since operators are linear, we can write
S(Y) 	 + 5(E) = Q(Y).2 n + Q(E).2 n + R(Y)+ R(E) 	 (2)
16.
Subtracting (2) from (1) one obtains
S(E) = Q(E).2 K + R(E)
For undetectable errors R(E) = 0
or 	 S(E) = Q(E).2 K
or 	 E = S -1 Q(E).2 K 	(3)
Since Y, Z and E are all n-bit sequences, then Q .2K must be an
m-bit sequence containing K final zeros. Q therefore contains (m-K) bits.
Hence there are 2m-K sequences that map into the same residue as the
correct sequence and there are 2m-K1 error sequences that are undetectable
because they leave the same residue as the correct sequence. 2K sequences
can be generated using m-bits and only one of these is correct, therefore
the probability of failing to detect an error by PRBS is
17.
m, Input Sequence Length, Bits
Fig. 12
Probability of Detection of Errors for Signature Analysis for K = 16
18.
CHAPTER 3
DESCRIPTION OF A SIGNATURE ANALYSIS SYSTEM
The key object of this project is to design a Signature Analysis
System which could collect unique Signatures at different nodes of a circuit
under test. The circuit under test is first subjected to a stimulus. The
response of the circuit is then collected as signatures.
This chapter will deal with the development of the system and discuss
special hardware and software requirements for the Signature Analysis System.
The Signature Analysis System
The Signature Analysis System will be based on a Motorola 6800
Microprocessor System. The Microprocessor has been selected over other
popular Microprocessors because of the ease by which this Microprocessor
can be I/0 (Input-0utput) interfaced. The memory of the 6800 system is
I/O mapped. This Microprocessor also has an excellent mini-computer type
instruction set and many addressing modes.
Description of the Proposed System
The basic system diagram for the Diagnostic System is shown in
Fig. 13. The pattern is generated in (a) and is fed to the system under test
(d) via the microprocessor (b) and hardware interface (c). The system response
is shifted through the PRBS Generator (f) via the hardware interface (e).
The system "Signature" is then stored in the memory.. The "good" Signature
is then compared with the Signature of a faulty system. The Operating
System Program controls the operation described above and other system I/O
functions. The Signature information is "backed up" in the Floppy Disk
storage device (h). Teletype and KCRT (g) are used to control the system
and communicate with the microprocessor.
20.
Fig. 13---The Signature Analysis System
The microcomputer system which will be used for this project has the
following basic hardware and software available:
Hardware
1, 6800 Microprocessor
2. 48K Static Memory
Hardware (cont'd)
3. One Serial Input/Output port equipped with:
(a) 1200 Baud CRT with keyboard
(b) 110 Baud Teletype unit
(c) Dual 8" Floppy Disk Storage
4. 0ne parallel input/output port to be used for the
pattern generator input and system response output.
5. Expansion possible to 60K of memory and I/O ports
can be expanded to a total of eight ports.
Software 
1. Disk 0perating System (FLEX 2.0)
2. Disk Editor
3. Disk Assembler
It should be noted that the hardware and software mentioned above is
for the "Development System" which was used to develop final hardware and
software for the Signature Analysis System. The special hardware and
software is discussed next.
21.
Description of Additional Hardware and Software Required for the Signature 
Analysis System 
As shown in Fig. 13 the Signature Analysis System required the
development of the following hardware and software;
Hardware 
1. A Diagnostic Bus System which will connect microcomputer
to the circuit under test. This Bus System will also be
used to send stimulus to the circuit under test.
2. A Shift Register with proper taps to generate maximum
length PRBS sequence and combine the input from a circuit
under test forming various signatures.
Software 
1. A Pattern or Stimulus Output Program which sends known
pattern to the circuit under test.
2. Signature Input Program which corrects Signature for
various nodes of the circuit under test.
3. Signature Comparison Program which compares bad Signatures
with good Signatures and detects faulty nodes.
Thus far we have only discussed very briefly the requirements for
the Signature Analysis System. Now we will proceed with details of
hardware and software which was developed for this project.
22.
CHAPTER 4
DIAGN0STIC BUS INTERFACE 
This part of the project is related to the software and hardware
of the interface circuitry. The main component of the interface circuitry
is called the Peripheral Interface Adapter and in the Motorola nomenclature
it is designated MC6820.
Peripheral Interface Adapter 
The MC6820 Peripheral Interface Adapter (PIA) Provides a flexible
method of connecting Byte-oriented peripherals to the MPU.
An input/output diagram of the MC6820 is shown below:
Fig. 14
MC6820 PIA I/0 Diagram .
The data flows between the MPU and the PIA on the System Data Base
via eight bidirectional data lines, DO through D7. The direction of data
flow is controlled by the MPU via read/write input to the PIA. The MPU
side of the PIA also includes three chip select lines, CSO, CS1 and CS2 for
selecting a particular PIA. Two addressing inputs, RSO and RS1, are used
in conjunction with a control bit within the PIA for selecting specific
registers in the PIA. The MPU can read or write into the PIA's internal
registers by addressing the PIA via the System Address Bus. Using these
five input lines and the R/W signal from the MPU's point of view, each PIA
is simply four Memory locations that are treated in the same manner as any
other read/write Memory.
The MPU also provides a timing signal to the PIA via the Enable
input. The Enable (E) pulse is used to condition the PIA's internal
Interrupt control circuitry and for the timing of Peripheral control
signals. Since all data transfers take place during the 02 portion of the
clock cycle, the Enable pulse is normally 02.
The peripheral side of the PIA includes two 8-bit bidirectional
data buses (PA0-PA7 and PB0-PB7) and four interrupt/control lines; CA1,
CA2,CB1 and CB2. All of the lines on the peripheral side of the PIA are
compatible with standard TTL logic. In addition, all lines serving as
outputs on the B-side of each PIA (PB0-PB7,CB1,CB2) will supply up to one
milliamp of drive current at 15 volts.
Internal Organization
The MC6820 Peripheral Interface Adapter (PIA) Provides 16 I/O pins
which may be grouped into I/O ports as shown on the following page:
24.
Fig., l5--1/0 Ports
Control Signals CA1 and CA2 can be used with I/O Port A to generate,
Input data transfer with handshaking.
Control Signals CB1 and CB2 can be used with. I/O Port B to generate
Output data transfer with handshaking.
Input refers to data transfer from external logic to PIA. Output
refers to data transfer from the PIA to external logic.
PIA Operating Modes 
0perating Mode Port Availability
Simple Input
Without Handshaking
I/O Port A or Port B.
Simple Output
Without Handshaking
I/O Port A or Port B.
Bidirectional 	 I/0
With Handshaking
Not Available. 	 But
individual 	 pins of either
I/O Port may be separately
assigned to Input or Output.
Input With Handshaking I/O Port A Only.






The internal registers Of the PIA is shown below:
26.
Fig.16---Internal Registers of PIA
The PIA has six 8-bit registers. These are organized in two nearly
identical groups, designated the "A" side and the "B" side.
Let us consider the "A" side of the PIA.
The three registers are designated:
DDRA - Data Direction Register, A-Side
ORA 	 - Output Register, A-Side
CRA 	 Control Register, A-Side
Similarly the B-Side Registers are designated DDRB, ORB and CRB.
The A-Side outputs are TTL compatible while the B-Side outputs are Tri-State
Buffered and Can Sink 1 Ma at 1.5 volts.
Data Direction  Register 
The Data Direction Register assigns the direction of each, of the
bidirectional lines of the 8-bit bus to the outside world. If the given
line is to be used for input, the corresponding bit must be set to a "0."
And if the line is to be used for output the bit is set to a "1." This
setup is likely to be done only once at the beginning of a program.
Output Register 
The Output Register has 8-bit positions which correspond to the
eight peripheral data lines. The program can place a byte, in the Output
Register. When it does, those peripheral data lines which are conditioned
for output by the DDR will be set to levels corresponding to the bit pattern
in the Output Register. Note that the DDR must have a "1" in the proper bit
position to condition a peripheral data line for output. A bit value of "1"
in the 0utput Register will then cause that line to be high, while a "0"
will cause it to be low. Note further that a "0" bit in the DDR conditions
a line to be input and the bit in the Output Register has no effect.
27.
When the DDR has a line conditioned for input, a high level on
the line is interpreted as a "1." This "1" is sent to the Buffer for use
by the MPU. In this system we refer to both input and output as the Output
Register and it is accessed, by the same address.
Control Register 
The Control Register controls two Peripheral Control lines and
some internal functions of the PIA. Each of the eight bits in the register
is assigned a special meaning and these are generally set to fixed values
at the beginning of the program. During execution of a program some to. these
bits may be changed or examined. It should be noted that the changing of
a single bit in this register can only be accomplished by sending a full
byte to it. Even so, certain bits of this Control Register cannot be
changed by writing into this register.
Let us now examine how the individual bits of each Control Register
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Fig. l7---Control Register Interpretation
Interrupt Trigger 
Control Register bit "0" enables Or disables IRQA and IRQB based
on signal CA1 and CBI transition respectively.
Control Register bit "3" enables or disables IRQA and IRQB based on
CA2 and CB2 transition respectively. And thus interpretation is only true
when Bit 5 = O.
Transition Effect 
The active transitions of Control Signals may be high to low or low
to high. For CA1 and CB1 the active transition is selected , by the Control
Register bit 1. For CA2 ans CB2 the active transition is selected by
Control Register Bit 4, but only if Control Bit 5 = 0.
Status of Interrupts 
Irrespective of whether interrupt request signals IRQA and IRQB
have been enables or disabled Control Register Bits 6 and 7 will report the
interrupt request as a Status. Control Bits 6 and 7 can only be reset to
0 when a Read 0peration is performed at the Control Register address.
Handshaking 
If Control Register Bit 5 = 1, then the Control Register Bits 4
and 3 take on a second interpretation. If Control Register Bit 5 and 4 are
both 1, then Control Signal CA2 and CB2 will output at all times with the
level of "Control Register Bit 3."
Automatic Handshaking 
If Control Register Bits 5 and 4 are 1 and 0, then Control Register
Bit 3 specifies an automatic handshaking signal sequence.
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Interfacing the Diagnostic Interface to the Signature Analysis System
The test pattern is generated, via the software program and is sent
to the system under test. The path to the system under test is selected
through the I/O Decoder circuit (Fig. 18). The Parallel Interface under
software control then directs the output pattern to the system under test
using Port B.
0n receiving the test pattern the system under test now generates
an output. The Port A is now activated via software and after some
appropriate delay the test result is channeled to the microcomputer.
In this way a complete closed loop diagnostic bus is created and
used for fault detection. If more inputs and outputs are desired up to
seven more such interfaces can be added to the present system, adding 56
more input points and 56 output points. For even larger circuits the
decoder circuit will require expansion.
Timing Requirements
There is no direct timing relationship between the microcomputer
clock and the circuit under test, since the clock for the signature
analyzer is provided by the circuit under test alone. The microcomputer
software need only assure a setup time for 35ns for the signature analyzer




Diagnostic Interface Block Diagram
CHAPTER 5
SIGNATURE ANALYSTS MODULE
The Signature Analysis Module selected for this project was
manufactured by Pheonix Digital. The organization of this module is
shown below:
Fig. 19---Signature Analysis Module
This module was supplied for use on a S-100 microcomputer bus
system. Since we are using a Motorola 6800 Microcomputer based on SS-50
bus of Southwest Technical, a bus conversion interface card had to be
designed which would convert SS-50 signals to S-100 signals.





This is the basic drawback of the Signature Analysis System.
A circuit under test must be able to supply these three signals. If a
circuit is already designed with this in mind there is no problem, it adds
a little to the cost of the circuit but is well worth it. However, if a
circuit does not have these signals, Signature Analysis cannot be applied
to it without major modification.
System Structure
A Block diagram of the Signature Analysis System was shown in
Fig. 13. A part of that figure is repeated here to show an expanded
portion of the Signature Collection System. Fig. 20 shows that the Serial
Bit Stream is picked up by the probe. The bit stream is shifted through the
PRBS Generator whenever the circuit under test executes a start control.
Now when the circuit under test executes a stop control the PRBS
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Generator is frozen and the 4-Digit Signature displayed. This information
is also saved in the Memory under software control for future use and
comparison.
34.
Fig. 20---Signature Collection System
Definition of Key Signals 
Definition of Key Signals required for the Signature Analysis
System is stated below:
Stimulus: The Signature Module does not supply the stimulus or exercising
bit pattern to the circuit under test. This pattern is to be
generated by the circuit under test or supplied by a host
microprocessor.
Monitored Signals: These are the signals which should, be monitored for
Stable Signatures after the Stimulus is applied to
the circuit under test. Examples of these signals are:
data, address and control lines of the microcomputer
bus, chip enabler for Various IC's, clocks, interrupt
lines, reset lines and returning data lines.
Clock: The Clock Pulse has to be generated by the circuit under test also.
The Clock Signal is used to shift data through the PRBS generator
and eventually causes the Signature to be generated when the Stop
Signal freezes the Shift Register.
Start-Stop: As mentioned before this signal is also generated by the circuit
under test. The Start Signal along with the Clock. Signal starts
shifting the Serial Bit Stream in the Shift Register. The Stop
Signal along with the Clock Signal freezes the Shift Register
and hence generates the Signature via the residue in the Shift
Register.
Procedure for 0btaining a Signature
A certain protocol of events is ncecssary in obtaining Signatures
from a circuit under test. These important steps are listed below:
1. Initialization of the Signature Analysis Module.
2. Enabling the Signature Analysis Module and waiting for the data,
3. Starting the Pattern Generator which, would pump Stimulus into the circuit
under test.
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4. Shutting off the Signature Analysis module after a certain delay
so that the Signatures would become stable.
5. Collecting, storing and displaying the Signatures for each important
node of the circuit under test.
0nce the above procedure is followed, each node can be identified
in the circuit under test with specific Signatures. This kind of "good"
Signature generation must obviously be done when the circuit under test is
operating normally with no faults. If and when the circuit under test
develops a fault, a new set of Signatures will be obtained for the
defective nodes with the same stimulus. This "bad" signature will now lead
to the defective components or conditions on the circuit under test.
Documentation of Signatures on each node for a known pattern is
very important. Chapter 6 explains how this should be done. Appendix B
lists the software for obtaining and controlling Signatures for a circuit




CIRCUIT UNDER TEST 
A Parallel to Serial and Serial to Parallel Bit Converter Circuit
was selected for this project to serve as a circuit under test. The
Universal Asynchronous Receiver Transmitter or UART chip AY-5-5013A was
selected as the main element, ancilliary circuits like Baud Rate Generator,
strobe and clocking circuits were then designed around the UART chip.
This kind of circuit is used extensively in computer interfacing with
printers, modems and other I/O devices. Basically a Parallel 8-Bit
Information is strobed into the UART chip. The UART then converts the
Parallel Bits of information to a Serial Bit Stream with various start
and stop bits inserted before and after the bit stream. This circuit is
also capable of converting Serial Bit Streams into 8-Bit Parallel outputs.
The conversion speed is governed by the Baud Rate Generator.
Special Requirements for Circuit Under Test 
As mentioned earlier the circuit under test must be able to supply




Clock: The output of the Baud Rate Generator of the circuit under test
was used as the clock signal. This served very well since the
same clock also controlled the shifting rate in the UART chip.
Start Signal: This signal though not directly provided by the circuit
under test was flagable to the Signature Analysis Module.
The microcomputer was programmed to send one in Bit 8 alone
as a start bit and this flagged the Signature Analysis
Module to start forming a Signature. This type of
arrangement did not cause a problem since Bit 8 is normally
used as a Parity Bit and not an Information Bit.
Stop Signal: 	 This signal was provided directly by the circuit under test.
An 8-Bit Nand gate was provided to detect all "1"s condition
on the pattern generator output. Once this condition was
detected, having been sent deliberately as an end of
pattern code, the stop signal was then generated and the
Signature frozen for display.
Special Schematic for the Circuit Under Test 
This is the main object of this project, to show that different
nodes on a Schematic can be represented by Signatures not unlike wave-form
diagrams on Analog circuits. In digital circuits only uni-level square
waves are visible on the Scopes. In order to troubleshoot such a digital
circuit a good working knowledge of the circuit becomes necessary. With
Signature Analysis, however, such a knowledge is not essential and the
troubleshooter can follow Signature failures to the faulty component.
A Special Schematic diagram overlaid with Signatures is shown in
Fig. 21. Each important node is identified with a 4-digit Signature.
Because of race and various other conditions some nodes are not capable
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of producing stable Signatures. These nodes are marked with an "*" which
means they are unstable Signatures.
Such a Schematic diagram is the key to Signature Analysis. The
troubleshooter follows the Signature at various points until he finds a
failing Signature. He then decides which component is at fault. This




Signature Schematic of the Circuit Under Test
CONCLUSION
The main object of this project was to show that a Signature
Analysis System could be conceived using a microprocessor. This project
showed all the steps necessary in developing such a system and pointed
out the salient features of the system.
The developed system was capable of generating and comparing
signals and finding faults in the circuit under test. The circuit under
test was designed in such a way that Signature analysis could be applied
to it. This has been the main drawback of the Signature Analysis System.
It cannot be applied to a product which does not have circuitry to support
Signature Analysis. This means the circuit under test has to supply
1) Clock, 2) Start Signal and 3) Stop Signal, which leads to another
disadvantage, which is that Signature Analysis cannot be applied to
circuits which are not clock driven.
On the pro side, once the circuit under test is capable of
providing these three signals, Signature Analysis provides a very powerful
means of troubleshooting it. The troubleshooter in this case does not
require a detailed information of the circuit operation and yet is able
to find defective components at chip levels.
APPENDIX A
SS-50 - S-100 BUS CONVERSION
The design enclosed is for changing a 50 pin SS-50 Bus to a 100
pin S-100 Microcomputer Bus.
The Address bus lines are unaffected since they are similar in
nature on both of the buses. A buffer chip was inserted between them to
avoid overloading of the address bus lines. This arrangement is shown in
Fig. Al.
The Data Bus lines are different. In the SS-50 bus they are
bidirectional while in the 5-100 bus they are unidirectional. This
required a gating arrangement which would switch input/output status of
Tri-State Quad bus receiver chip 8T26's via read/write control. This
arrangement is shown in Fig. A2.
The other part of the conversion required development of special
leads which do not exist on the SS-50 bus. The development of these leads
is shown in Fig. A3. These special control leads are defined below and
are essential for the S-100 bus:
SEMR
	
= Status for Memory Access
02 	 = Master Bus Timing Signal
PWR 	 = Pulsed Write Strobe (Negative True)
M-WRITE 
	
= Pulsed Write Strobe (Positive True)
PD BIN 	 = Data-In Bus Enable
SINP 	 = Status for IN instruction
SOUT 	 = Status for OUT instruction
Fig. Al
Address Bus Interface
Fig. A2---Data Bus Interface
Fig. A3---Control Bus Interface
APPENDIX B
SOFTWARE FOR SIGNATURE ANALYSIS
The attached software was developed for use with the Signature
Analysis System.
The software was developed on a Motorola 6800 Microcomputer
System. Assembly Language Programming was used throughout the development
and a T.S.C. Assembler was used for generating the object code. All the
editing, etc., was done via the T.S.C. Editor. All the information was
stored and retrieved using FLEX 2.0 Disk 0perating System via Dual Eight
Inch Shugart Floppy Disks.
The programs which were developed for the project were divided
into three functional parts and they are listed below:
1. Initialization Program: This program initializes all the
functions of Signature Analysis Subsystem.
2
Pattern Generator Program: This program generates special
start and stop codes to the circuit under test as well as
the patterns which are used as stimulus to the circuit
under test.
3
Control Program: This program displays the Signatures and
controls the Signature analysis flow of logic to determine
the faults.
NAM 	 PATTERN GENERATOR PROGRAM
*VERSION 3.00 DATED-01-05-80
*FUR USE WITH SWTC 6800 SYSTEM
*USES 6820 PIA "3" SIDE FOR OUTPUT
*PROGRAMMER:SYED R. ALI
OPT 	 SYM
801A 	 PIA2 	 EQU 	 $801A 	 B-SIDE ORB:OUTPUT REG.,DDR3.
8013 	 91A3 	 EQU 	 $8013 	 B-SIDECRS:CONTROL REGISTER
A550 	 SAVEA 
	
EQU 	 $A550
A551 	 SAVE3 
	
EQU 	 SAVEA+1




























A50A 7F 80 13 	
	
CLR 	 PIA3 	 CLEAR OR2,3IT 2=0 GIVES ACCESS




#SFF 	 OUTPUT CONDITION BITSFOR DDR




PIA2	 STORE ABOVE IN DOR




#$3E 	 SETS BIT 2=1 GIVES CTRL TO ORB














LDA A 	 #380 	 START BIT 8 FORSIG. MODULE




PIA2 	 OUTPUT START BIT TO SIG. MODUE













A521 4C 	 OUT 	 INC A 	
		
INCREMENT A-REGISTER













A528 26 77 	 	 BNE 	 OUT
	
*RESTORE REGISTERS*










A530 FE AS 52 	
	
LOX 	 SAVEX




OUT 	 A521 	 PIA2 	 801A 	 PIA3	 SAVEA 	 A550





	 *THIS PROGRAM DISPLAYS THE SIGNATURE AND
	 *ALSO CONTROLS THE SIGNATURE ANALYSIS MODULE.
	
*THE BASIC PRINT PROGRAM INTERFACES WITH THIS






A279 	 WATSTX 
	
EQU 	 $A279
A25D 	 CONDX 	 EQU 	 $A25D
A2A7 	 WWNDW 
	
EQU 	 $A2A7
A500 	 PAT 	 EQU 	 $A500
A24E 	 HALTX 
	
EQU 	 $A24E
A2CA 	 WHALT 
	
EQU 	 $A20A
Al5D 	 REJSG 
	
EQU 	 $A15D
A400 	 CRTSGX 	 EQU 	 $A400
A5F0 	 YTEMP 
	
EQU 	 $A5F0
A185 	 DISPLY 
	
EQU 	 $A186












A600 7E A6 OE 
	
USTART 	 JMP 	 STARTI
A603 FE 00 00 	 BEGIN 	 LDX 	 $0000 	SIG.MODULE INTERNAL ADDRES
A606 3D A2 E2 	
	
JSR 	 INITLZ 	 INITIALIZE CHECK FOR PROPER
A609 C6 01 	
	





CBA 	 	 	 OTHWISE TRY AGAIN
A600 26 F5
	
	 BNE 	 BEGIN




JSR 	 WATSTX 	 HOLD & START SIG.MODULE
A611 3D A2 5D 	
	
JSR 	 CONDX 	
ENABLE SIG.MODUL
A614 3D A2 A7 	
	
JSR 	 WWNDW 	 WAIT FOR GATE
A617 3D A5 00  PATOUT 
	
JSR 	 PAT 	
	
START PATTERN GENERATOR
A51A 3J A6 39 	
	
JSR 	 DELAY1 	 DELAY FOR SYSTEMTO SETTLE DOWN
A610 3J A2 42 	
	
JSR 	 HALTX 	 TURN SIG.MODULE OFF
A620 3D A2 CA 	
	
JSR 	 WHALT 	 WAIT FOR IT TO STOP
A623 3D Al 5D READ 
	
JSR 	 REDSG 	 READ SIGNATUE
A626 FE A4 00 	
	
LDX 	 CRTSGX 	 LOAD SIGNATURE
A629 FF AS FO 	
	
STX 	 YTEMP 	 AT LOCATION YTEMP
A620 FE A4 01 	
	
LDX 	 CRTSGX+1 	 AND STORE NEXTBYTE
A62F FF A5 F2 	
	
STX 	 YTEMP+2 	 AT LOCATION YTEMP+2
A632 CE A5 F3 DISPLAY 
	
LDX 	 #YTEMP 	 X-REG POINTS TO SIGNATURE
A635 3D Al 86 	
	




A639 FF A5 FD DELAY1 	 STX 	 TEMPZ 	SAVE X-REGISTER
A63C 0E 30 FF 	
	
LDX 	 #S0DFFLOAD X-REG WITH DELAY
A63F 09       TIME 	 DEX 	
		
DECREMENT COUNT
A640 26 FD 	 	 ANE 	 TIME 	 	TILL ZERO
A642 FE AS FD 	
	










BEGIN 	 A503 	 CONDX 	 A253 	 CRTSGX 	 A400 	 DELAY1 	 539
DISPLA 	 A632 	 DISPLY 	 A186 	 HALTX 	 A243 	 INITLZ 	 2E2
PAT 	 A300 	 PATOUT
	
A617 	 READ 	 A623 	 REDSG 	 Al5D
STARTI 
	
A60E 	 TEMPZ 	 A5FD 	 TIME 	 A63F 	 USTART 
	
A600
WATSTX 	 A279	 WHALT 	 A2CA 	 WWNDW 	 A2A7	 YTEMP 	 A370
*INITIALIZATION PROGRAM
*
*THIS PROGRAM INITIALIZES ALL FUNCTIONS OF
*THE SIGNATURE ANALYSIS MODULE THIS PROGRAM
*ALSO CONTAINS JUMP VECTOR TABLE TO VARIOUS
*SUBROUTINES.
*
C000 	 LEFTSG EQU 	10000
C002 	 RGHTSG EQU 	LEFTSG+2
C004 	 AQU3S3 EQU 	RGHTSG+2
C006 	 A2USS3 EQU 	 AQUCSG+2
C008 	 LEFTDS EQU 	 AQUSS3+2
C00A 	 RIGHTS Eau 	LEFTDS+2
C00C 	 STATUS Eau 	 RIGHTS+2
	 *	
	 *CURRENT VALUE HOLDING AREA
		
A400 	 CRTSGX EQU 	 $A400
A402 	 CRTSTX EQU 	 CRTSGX+2
A403	 CRTCXX EQU 	 CRTSTX+1
A404 	 CRTSXX EQU 	 CRTCXX+1
A405	 LEFTCR EQU 	 ORTSXX+1
A406 	 RGHTOR EQU 	 LEFTCR+1
A407 	 ZTEMP  EQU 	 RGHTCR+1
A409 	 HREG   EQU 	 ZTEM-P+2
A40A 	 LREG   EQU 	 HREG+1






0080 	 WAITS  EQU 	 $80
0002 	 G0XXX  EQU 	 $02
0010 	BLANK  5QU 	 $10
0080 	 TSC    EQU 	 $80
007F 	 TSCM   EQU 	 $7F
0040 	 DEC    EQU 	 $40
00BF 	 DECM   EQU 	 $BF
0004 	 HALT   EQU 	 $04
0003 	 NES    EQU 	 $08
0001 	 MMSET  EQU 	 $01
0080 	 WNDW   EQU 	 $80
0040 	 WAIT   EQU 	 $40
	
* VECTOR JUMP TABLE
AOFF 	 ORG 	 $AOFF
AOFF 7E A2 E2
	
       JMP 	 INITLZ
A102 7E A1 47 	 JMP 	
WRT
SG
A105 7E Al 5D 	 JMP 	 REDSG
A108 7E Al 6E 	 JMP 	 READSM
A10B 7E AI 7D 	 JMP 	 REDST
A10E 7E Al 36 	 JMP 	 DISPLY
A111 75 Al F9
	
JMP 	 BLANKX
A114 75 A2 07
	
JMP 	 DWRDC1
A117 7E A2 15 	 JMP 	 DWROCI
A11A 7E A2 23 	 JMP 	 EDGEX
ÄlID 75 A2 31 	 JHP 	 DEDGEX
Al20 7E A2 3C 	 JMP 	 HOLONO
Al23 75 A2 CA 	 JMP 	 WWAIT
Al26 7E A2 3F 	 JMP 	 GOXXXX
Al29 7E A2 45 	 JMP 	 HALTX
Al2C 75 A2 50 	 JMP	 CONDX
AI2F 73 A2 04 	 JMP
	
D3CTR
A132 73 A2 63 	 JMP 	 WAITX
A135 73 A2 79 	 JMP 	 WATSTX
A138 73 A2 30 	 JMP 	 MRESET
A133 73 A2 SF 	 JMP 	 EDGES
A13E 73 A2 A7 	 JMP 	 WWNDW
A141 7E A2 31 	 JMP 	 SGCLR












A149 FF A4 07 	
	
STX 	 ZTEMP
A14C FE CO 00 	
	
LOX 	 LEFTSG











A155 36 00 	
	
LDA B 	 0,X
A157 FE 00 02 	
	
LDX 	 RGHTSG










A15D FE CO 00 REDSG 
	
LDX 	 LEFTSG
A160 36 00 	
	
LDA B 	 0,X





A165 FE CO 02 	
	
LDX 	 RGHTSG
A168 36 00 	
	
LDA B 0,X







*READ STATUS OF SIGNATURE
	
*MODULE THEN MASK





A171 FE C0 00 	
	
LDX 	 STATUS
A174 E5 00 	
	
LDA B 	 0,X














*READ STATUS OF SIGNATURE MODULE
A17D FE CO 00 REDST LOX 	 STATUS






























AlSE 7F A4 09 	
	
CLR 	 HREG
A191 FF A4 07 	
	
STX 	 ZTEMP
A194 BD Al 39 	
	
JSR 	 DPLYA













Al9F 3D Al 39 	
	
JSR 	 DPLYA
A1A2 FE CO OA 	
	
LDX 	 RIGHTS















AlAO FE 30 04 	
	
LDX 	 AWCSG
A130 FA A4 09 	 	 0RA B 	 HREG
A133 37 00 	
	
STA B 	 0,X
Al25 F7 A4 03 	
	













A133 F7 A4 39
		
STA B 	 WREG
A101 FE A4 07 	 	 LDX 	ZTEMP







	 AND B 
	
#10
AlC8 27 08 	 	 BEQ 	 DPLYB
A10A F5 A6 09 	
	
LDA B 	 HREG















AID4 04 OF 	
	































AIE2 27 08 	 	 BEQ 	 OPLYC





A1E7 CA  01 	 	 DRA B 	 #01















AIFO FA A4 OA 	
	















AlF9 FE CO 04 	 BLANKX 	 LDX 	 AQUCSG





A1FF CA 10  	 	 DRA B 	 #BLANK





A203 F7 A4 03 	
	



































































































































A242 76 A4 04 	
	
LDA 	 B 	 CRTSXX










A249 CA 02 	
	
ORA 	 B 	 #GOXXX
A248 E7 00 	
	























A256 E7 00 	 	 STA B 	0,X
A258 CA 04 	
	
ORA B  #HALT




















A263 CA 08 	
	
ORA B 	 #NES














*PUT SIGNATURE MODULE IN WAITSTAT






















A276 E7 00 	
	





*WAIT AND START SIGNATURE MODULE




JSR 	  
	
WAITX
















A283 76 A4 04  	 LDA B 
	
CRTSXX
A286 CA 01 	 	 0RA B 	 #MMSET
A288 E7 00 	
	
STA 3 	 0,X





































A298 F7 A4 09 	
	
STA 	 B 	 HREG





A29E FA A4 09 	 	 0RA B 	 HREG



























A2AC C4 30 	
	
AND B 	 #WNDW
A2AE 27 77 	
	












LDX 	 	 CLRS1





A237 39 	 	 RTS




























A2C2 CB 80 	
	
EDR 	B 	 #WAITS





A2C6 F7 A4 04 	
	





*DELAY FOR ACCEPTED HOLD CONDITION













































A2DC F7 A4 04 	 	 STA 	 B 	CRTSXX






















































































A308 06 01 	
	











C004 	 AQUSSG 	 C006 	 BLANK 	 0010 	 BLANKX
	
A1F9












A231 	 DISPLY A186 	 DPLYA
	
A139
DPLYB 	 A1D2 	 DPLYC
	
AIEC 	 DWROCI A215 	 EDGES 	 A28F
EDGEX 	 A223
	





A23C 	 HREG 	 A409
	
INITLZ A2E2
LEFTCR 	 A405 	 LEFTDS
	
0008 	 LEFTSG 0000 	 LREG 	 A40A
MMSET 	 0001 	 MRESET
	
A280 	 NES 	 0008 	 READSM ALOE









RIGHTS 	 C00A 	 SGCLR
	
4231 	 STACI 	 A433 	 STATUS 0000
TSC 	 0030 	 TSCM
	







A2CA 	 WNJW 	 0080











REM THIS IS A BASIC PROGRAM WHICH IS USED FOR PRINT ROUTINES
0002 
	
REM AND SIGNATURE COMPARISONS.THIS PRORAM INTERFACES WITH
0003 REM MACHINE LANGUAGE PROGRAM VIA "USER(0)" FUNCTION AT










0010 	PRINT "SIGNATURE ANALLYSIS SYSTEM ON LINE"
0020
	










IF M$=D$ THEN 300
0070
	
IF M$=L$ THEN 19
0190
	
PRINT "YOU ARE IN LEARNING MODE"
0200
	






FOR I=1 TO X
0225
	
PRINT "TYPE S WHEN YOU HAVE YOUR PROSE ON A NODE FOR START"
0230 INPUTX$









PRINT "DO YOU WANT TO RETEST THIS NODE?"
0242 INPUT Q$
0243 	IF Q$="YES" THEN 225













IF U$="NO" THEN 475
0300
	
PRINT "YOU ARE IN DIAGNOSTIC MODE"
0305
	











IF J>X THEN 400
0340
	
IF B$=R$(J) THEN 380
0350
	
PRINT "THIS NODE IS DEFECTIVE"




0375 	 G0T0 390
0380
	
PRINT 	 "TESTS O,K NODE F";J
0390 	 G0T0 305









IF R$="YES" THEN 305
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